PATENT ABSTRACTS OF JAPAN

(11) Publication number: **57105038** A

(43) Date of publication of application: 30 . 06 . 82

(51) Int. CI

G06F 9/30 G06F 9/22 G06F 9/36

(21) Application number: 55181584

(22) Date of filing: 22 . 12 . 80

(71) Applicant:

TOSHIBA CORP

(72) Inventor:

IWAO TOSHIO

EGUCHI KAZUTOSHI

(54) OPERAND PROCESSING METHOD OF SS-TYPE INSTRUCTION

(57) Abstract:

PURPOSE: To shorten a processing time, by providing a simple controlling circuit, and calculating an address of the first and second operands of an SS-type user instruction for reading both the operands from a memory and storing its operation result in the memory, by use of the same hardward.

CONSTITUTION: A user instruction read out frm a main memory 10 is held by an instruction register IR11. As for its user instruction, its instruction type is discriminated in phase "0", and if necessary, its address is calculated by the exclusive hardware in phase 1, and the processing corresponding to an OP code is executed by a microprogram in phase 2. Subsequently, the OP code is sent to an address control part 13, and designates an execution start address of the microprogram. Also, an output of the control part 13 is held by an ROM data register 14 through an ROM12, its output is supplied to the control part ,15, and the control part 15 outputs control signals such as a set signal SSS, a reset signal RSS, etc.

COPYRIGHT: (C)1982,JPO&Japio

